The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism)

نویسندگان

  • Takashi Midorikawa
  • Daisuke Shiraishi
  • Masayoshi Shigeno
  • Yasuki Tanabe
  • Toshihiro Hanawa
  • Hideharu Amano
چکیده

Two component architectures for MIN-connected multiprocessors: the Piled Banyan Switching Fabrics (PBSF) and MINC (MIN with Cache consistency mechanism) are evaluated with a real machine SNAIL-2 and an instruction level simulator. The PBSF is a high bandwidth MIN with three dimensional structure, and the MINC is a mechanism for controlling the consistency of private cache modules provided between processors and the MIN. Empirical implementation and simulation results show that the performance improvement of cache controlled by the MINC is significant, and throughput of the PBSF is sufficient if the cache is provided.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance evaluation of SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture

Simple Serial Synchronized (SSS) Multistage Interconnection Network (MIN) is a novel MIN architecture for connecting processors and memory modules in multiprocessors. Synchronized bit-serial communication simplifies the structure/control, and also solves the pin-limitation problem. Here, design, implementation, and evaluation of a multiprocessor prototype called the SNAIL with the SSS-MIN are p...

متن کامل

The MINC (Multistage Interconnection Network with Cache Control Mechanism) Chip

Although bus connected multiprocessors have been widely used as high-end workstations or servers, the number of connected processors is strictly limited by the maximum bandwidth of the shared bus. Instead of them, a switch connected multiprocessor which uses a crossbar or Multistage Interconnection Networks(MINs) for connecting processors and memory modules is a hopeful candidate. However, in s...

متن کامل

Processor-Directed Cache Coherence Mechanism – A Performance Study

Cache coherent multiprocessor architecture is widely used in the recent multi-core systems, embedded systems and massively parallel processors. With the ever increasing performance gap between processor and memory, there is a requirement for an optimal cache coherence mechanism in a cache coherent multiprocessor. The conventional directory based cache coherence scheme used in large scale multip...

متن کامل

The Performance of SCI Multiprocessor Rings

The Scalable Coherent Interface (SCI) is an IEEE standard that deenes a hardware platform for scalable shared-memory multiprocessors. This paper contains a quantitative performance evaluation of an SCI-connected multi-processor that assesses both the communication and cache coherence subsystems. For the architecture and workload simulated, it was found that the largest eecient ring size is eigh...

متن کامل

Evaluation of memory latency in cluster-based cache- coherent multiprocessor systems with dierent interconnection topologies

This research investigates memory latency of cluster-based cache-coherent multiprocessor systems with di€erent interconnection topologies. Each node in a cluster includes a small number of processors and a portion of the shared-memory, which are all connected through a split transaction bus. Each processor has two levels of caches. As the number of processors in a node is small, a snoopy cache ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Parallel Computing

دوره 31  شماره 

صفحات  -

تاریخ انتشار 2005